An approach to tackle quantization noise folding in double-sampling ΣΔ modulation A/D converters

/spl Sigma//spl Delta/-modulation is a proven method to realize high- and very high-resolution analog-to-digital converters. A particularly efficient way to implement such a modulator uses double-sampling where the circuit operates during both clock phases of the master-clock. Hence, the sampling frequency is twice the master-clock frequency. Unfortunately, path mismatch between both sampling branches causes a part of the quantization noise to fold from the Nyquist frequency back in the signal band. Therefore, the performance is severely degraded. In this paper, we show that the problem is reduced but not eliminated by employing multibit quantization. Next, we present an in-depth solution for the problem. The approach consists of modifying the quantization noise transfer function of the overall modulator to have one or several zeros at the Nyquist frequency. This way the effect of noise folding can nearly be eliminated. It is shown that this can be implemented by a simple modification of one of the integrators of the overall modulator circuit. Finally, several design examples of single-bit and multibit modulators are discussed.

[1]  R. Schreier,et al.  Noise-shaped multbit D/A convertor employing unit elements , 1995 .

[2]  W. M. Snelgrove,et al.  A 160-MHz fourth-order double-sampled SC bandpass sigma-delta modulator , 1998 .

[3]  P. Hurst,et al.  ouble-Sampled De Additive-Error Switching , 1996 .

[4]  Ian Galton.  Spectral shaping of circuit errors in digital-to-analog converters , 1997 .

[5]  R. T. Baird,et al.  Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .

[6]  Pieter Rombouts,et al.  A CMOS 12–bit 15 Msample/s digitally self–calibrated pipelined A/D converter , 1999 .

[7]  K. Nagaraj.  Efficient circuit configurations for algorithmic analog to digital converters , 1993 .

[8]  Sergio Pernici,et al.  Low-voltage double-sampled ΣΔ converters , 1997 .

[9]  E. I. El-Masry,et al.  Double sampling delta-sigma modulators , 1996 .

[10]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[11]  G. Nicollini,et al.  Low-voltage double-sampled /spl Sigma//spl Delta/ converters , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[12]  Pieter Rombouts,et al.  A study of dynamic element-matching techniques for 3-level unit elements , 2000 .

[13]  Atsushi Iwata,et al.  A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping , 1987 .

[14]  Sergio Pernici,et al.  A 2.7-V 11.8-mW baseband ADC with 72-dB dynamic range for GSM applications , 2000 .

[15]  Stephen H. Lewis,et al.  A second-order double-sampled delta-sigma modulator using individual-level averaging , 1997 .

[16]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[17]  Un-Ku Moon.  CMOS high-frequency switched-capacitor filters for telecommunication applications , 2000, IEEE Journal of Solid-State Circuits.

[18]  Bruce A. Wooley,et al.  Third-order cascaded sigma-delta modulators , 1991 .

[19]  Ian Galton,et al.  A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[20]  D. B. Ribner,et al.  A comparison of modulator networks for high-order oversampled Sigma Delta analog-to-digital converters , 1991 .

[21]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[22]  Colin Lyden,et al.  Tree structure for mismatch noise-shaping multibit DAC , 1997 .

[23]  Pieter Rombouts,et al.  A 13.5-b 1.2-V micropower extended counting A/D converter , 2001, IEEE J. Solid State Circuits.