Integrating variable-latency components into high-level synthesis
暂无分享,去创建一个
Srivaths Ravi | Ganesh Lakshminarayana | Vijay Raghunathan | G. Lakshminarayana | V. Raghunathan | S. Ravi
[1] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[2] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[3] Alexandru Nicolau,et al. Percolation based synthesis , 1991, DAC '90.
[4] Sujit Dey,et al. Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications , 1994, 31st Design Automation Conference.
[5] Luca Benini,et al. Telescopic units: a new paradigm for performance optimization of VLSI designs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[7] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, ICCAD '94.
[8] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[9] Sujit Dey,et al. Common-case computation: a high-level technique for power and performance optimization , 1999, DAC '99.
[10] Wayne Wolf,et al. High-Level VLSI Synthesis , 1991 .
[11] Soha Hassoun,et al. Architectural retiming: pipelining latency-constrained circuits , 1996, DAC '96.
[12] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[13] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[14] Niraj K. Jha,et al. Wavesched: a novel scheduling technique for control-flow intensive designs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[15] Niraj K. Jha,et al. Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).