Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation
暂无分享,去创建一个
Gaetano Palumbo | Salvatore Pennisi | Alfio Dario Grasso | Rosario Mita | Salvatore Omar Cannizzaro | A. D. Grasso | G. Palumbo | S. Pennisi | S. Cannizzaro | R. Mita
[1] Gaetano Palumbo,et al. Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] E. Sánchez-Sinencio,et al. Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.
[3] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[4] Willy Sansen,et al. A CMOS large-swing low-distortion three-stage class AB power amplifier , 1990 .
[5] E. Sanchez-Sinencio,et al. Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.
[6] Jirayuth Mahattanakul. Design procedure for two-stage CMOS operational amplifiers employing current buffer , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Gaetano Palumbo,et al. Design methodology and advances in nested-Miller compensation , 2002 .
[8] Kong-Pang Pun,et al. Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.
[9] R. Castello,et al. A CMOS Low Distortion Fully Differential Power Amplifier With Double Nested Miller Compensation , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.
[10] Gaetano Palumbo,et al. Design and comparison of very low-voltage CMOS output stages , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[11] Davide Marano,et al. Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] A.S. Sedra,et al. Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.
[13] Gaetano Palumbo,et al. An approach to test the open-loop parameters of feedback amplifiers , 2002 .
[14] Ka Nang Leung,et al. Analysis of multistage amplifier-frequency compensation , 2001 .
[15] Johan H. Huijsing,et al. A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .
[16] W. Sansen,et al. AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.
[17] Gaetano Palumbo,et al. Well-defined design procedure for a three-stage CMOS OTA , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[18] Gaetano Palumbo,et al. Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..
[19] P.R. Kinget. Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.
[20] Gaetano Palumbo,et al. Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial , 2001 .
[21] G. Temes,et al. Analog MOS Integrated Circuits for Signal Processing , 1986 .
[22] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .
[23] Ka Nang Leung,et al. Nested Miller compensation in low-power CMOS design , 2001 .
[24] David J. Allstot,et al. Considerations for fast settling operational amplifiers , 1990 .
[25] Johan H. Huijsing,et al. Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .