A CMOS programmable divider for RF multistandard frequency synthesizers

A flexible CMOS divider for RF frequency synthesizers is presented. It is based on a dual modulus prescaler and two programmable asynchronous counters. The divider, together with a test 1.9 GHz synthesizer, has been fabricated in a 0.35 µm technology and works with 2 V supply. The divider consumes 3.35 mA at 1.9 GHz input frequency and the division ratio can be varied between 98 and 4608. The current consumption can be adjusted for lower frequency operation.

[1]  A. Hajimiri,et al.  Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.

[2]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[3]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.

[4]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[5]  Qiuting Huang,et al.  A Low Power CMOS Dual Modulus Prescaler for Frequency Synthesizers , 1997 .

[6]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).