Use of a Variable Wordlength Technique in an OFDM Receiver to Reduce Energy Dissipation
暂无分享,去创建一个
[1] Yvon Savaria,et al. A Metric for Automatic Word-Length Determination of Hardware Datapaths , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Luca Benini,et al. Design for testability of gated-clock FSMs , 1996, Proceedings ED&TC European Design and Test Conference.
[3] Luca Benini,et al. Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.
[4] Leo Monteban,et al. WaveLAN®-II: A high-performance wireless LAN for the unlicensed band , 1997, Bell Labs Technical Journal.
[5] Margaret Martonosi,et al. Dynamically exploiting narrow width operands to improve processor power and performance , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.
[6] John G. Proakis,et al. Digital Communications , 1983 .
[7] A. Chandrakasan,et al. A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization , 1999, IEEE Journal of Solid-State Circuits.
[8] Yoshikazu Miyanaga,et al. Tunable word length architecture for low power wireless OFDM demodulator , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[9] Kang G. Shin,et al. Goodput Analysis and Link Adaptation for IEEE 802.11a Wireless LANs , 2002, IEEE Trans. Mob. Comput..
[10] Alvin M. Despain,et al. Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.
[11] Tohru Ishihara. Optimization of Supply Voltage Assignment for Power Reduction on Processor-Based Systems , 2007 .
[12] Paul H. Siegel,et al. VLSI architectures for metric normalization in the Viterbi algorithm , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.
[13] Larsson,et al. Self-adjusting Bit-precision For Low-power Digital Filters , 1997, Symposium 1997 on VLSI Circuits.
[14] Paul H. Siegel,et al. Exact bounds for Viterbi detector path metric differences , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.
[15] Wonyong Sung,et al. Simulation-based word-length optimization method for fixed-point digital signal processing systems , 1995, IEEE Trans. Signal Process..
[16] Rob A. Rutenbar,et al. Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[17] Kimiyoshi Usami,et al. A clock-gating method for low-power LSI design , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[18] H. Yasuura,et al. A design method for a low power equalization circuit by adaptive bitwidth control , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..
[19] Truong Q. Nguyen,et al. An OFDM-specified lossless FFT architecture , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[20] K. Azadet,et al. A low power 128-tap digital adaptive equalizer for broadband modems , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[21] Alan V. Oppenheim,et al. Discrete-Time Signal Pro-cessing , 1989 .