Content Addressable Memory Based Binarized Neural Network Accelerator Using Time-Domain Signal Processing
暂无分享,去创建一个
Woong Choi | Kyeongho Lee | Jongsun Park | Kyungrak Choi | Kwanghyo Jeong | Kyeongho Lee | Jongsun Park | Woong Choi | Kwanghyo Jeong | Kyungrak Choi
[1] Jun Deguchi,et al. A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With Time-Domain Analog and Digital Mixed-Signal Processing , 2017, IEEE Journal of Solid-State Circuits.
[2] Song Han,et al. EIE: Efficient Inference Engine on Compressed Deep Neural Network , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).
[3] Hiroki Nakahara,et al. On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA , 2017, 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW).
[4] Sergey Ioffe,et al. Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift , 2015, ICML.
[5] Ran El-Yaniv,et al. Binarized Neural Networks , 2016, NIPS.
[6] Gang Hua,et al. How to Train a Compact Binary Neural Network with High Accuracy? , 2017, AAAI.
[7] Shuchang Zhou,et al. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients , 2016, ArXiv.
[8] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.
[9] Ali Farhadi,et al. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks , 2016, ECCV.
[10] D. J. Kinniment,et al. Time difference amplifier , 2002 .