Channel Abstraction and Statement Level Concurrency in VHDL