Redundant faults in TSC networks: definition and removal

When designing Totally Self-Checking (TSC) systems the user imposes a functional encoding methodology and a constrained synthesis for guaranteeing that each fault produces a detectable error with respect to the applied coding. Both aspects, functional methodology and synthesis constraints, are not always supported by automatic tools thus possibly leading to the presence of undetected faults. The paper presents a classification of redundant faults with respect to TSC circuits (TSC redundant faults), proposing a methodology for their removal to achieve a complete fault coverage.

[1]  D. A. Anderson,et al.  Design of self-checking digital networks using coding techniques , 1971 .

[2]  Takashi Nanya,et al.  A Note on Strongly Fault-Secure Sequential Circuits , 1987, IEEE Transactions on Computers.

[3]  Donatella Sciuto,et al.  Self-checking FSMs based on a constant distance state encoding , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[4]  James E. Smith.  On Separable Unordered Codes , 1984, IEEE Transactions on Computers.

[5]  Michel Diaz,et al.  Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines , 1979, IEEE Transactions on Computers.

[6]  Srinivas Devadas,et al.  Test generation and verification for highly sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[8]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[9]  Yoshihiro Tohma,et al.  Realization of Fail-Safe Sequential Machines by Using a k-out-of-n Code , 1971, IEEE Transactions on Computers.

[10]  A. Sangiovanni-Vincentelli,et al.  Irredundant sequential machines via optimal logic synthesis , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.

[11]  John F. Wakerly,et al.  Partially Self-Checking Circuits and Their Use in Performing Logical Operations , 1973, IEEE Transactions on Computers.

[12]  Kwang-Ting Cheng.  On removing redundancy in sequential circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[13]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..