Fast Addition Using Balanced Ternary Counters Designed with CMOS Semi-Floating Gate Devices
暂无分享,去创建一个
[1] Siegbert Hentschke,et al. Ternary multiplication circuits using 4-input adder cells and carry look-ahead , 1999, Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329).
[2] Mark Glusker,et al. The ternary calculating machine of Thomas Fowler , 2005 .
[3] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[4] Yngvar Berg,et al. A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).
[5] Alexey Stakhov. Brousentsov's Ternary Principle, Bergman's Number System and Ternary Mirror-symmetrical Arithmetic , 2002, Comput. J..
[6] Yngvar Berg,et al. Max and min functions using Multiple-Valued Recharged Semi-Floating Gate circuits , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[7] Snorre Aunet,et al. Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[8] H. T. Mouftah,et al. Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .
[9] Yngvar Berg,et al. Ultra-low-voltage floating-gate transconductance amplifiers , 2001 .
[10] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[11] T. N. Rajashekhara,et al. A fast adder design using signed-digit numbers and ternary logic , 1990, IEEE Technical Conference on Southern Tier.
[12] Mark Glusker,et al. The ternary calculating machine of Thomas Fowler , 2005, IEEE Annals of the History of Computing.