A Tractable and Fast Method for Monitoring SystemC TLM Specifications

The TLM modeling level of the systemC language emphasizes the transactions in a complex system, considered at a very high level of abstraction. This level of specification considerably improves simulation performance and is therefore increasingly being adopted. We address assertion-based verification (ABV) of TLM systemC models. We propose a framework for supervising during simulation the verification of temporal properties expressed in PSL. Very few modifications are needed in the original systemC code. The TLM specification can be timed or not. The properties can involve several channels, of different types.

[1]  Ralph Johnson,et al.  design patterns elements of reusable object oriented software , 2019 .

[2]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[3]  Aarti Gupta.  Assertion-based verification turns the corner , 2002, IEEE Des. Test Comput..

[4]  Rolf Drechsler,et al.  Formal verification of LTL formulas for SystemC designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  John Havlicek,et al.  PSL AND SVA: TWO STANDARD ASSERTION LANGUAGES ADDRESSING COMPLEMENTARY ENGINEERING NEEDS , 2003 .

[6]  Jack Donovan,et al.  SystemC: From the Ground Up , 2004 .

[7]  Daniel Geist,et al.  Combining system level modeling with assertion based verification , 2005, Sixth international symposium on quality electronic design (isqed'05).

[8]  Sofiène Tahar,et al.  Design for verification of SystemC transaction level models , 2005, Design, Automation and Test in Europe.

[9]  Florence Maraninchi,et al.  LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level , 2005, Des. Autom. Embed. Syst..

[10]  Petru Eles,et al.  Formal Verification of SystemC Designs Using a Petri-Net Based Representation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  Wolfgang Ecker,et al.  Specification Language for Transaction Level Assertions , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[12]  Katell Morin-Allory,et al.  Proven correct monitors from PSL specifications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[13]  Katell Morin-Allory,et al.  On-Line Test Vector Generation from Temporal Constraints Written in PSL , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[14]  Katell Morin-Allory,et al.  On-line Monitoring of Properties Built on Regular Expressions , 2006, FDL.

[15]  Christian Haubelt,et al.  Assertion-Based Verification of Transaction Level Models , 2006, MBMV.

[16]  Laurence PIERRE.  A Model for Assertion-Based Verification of TLM Designs , 2007 .

[17]  Wolfgang Ecker,et al.  Interactive presentation: Implementation of a transaction level assertion framework in SystemC , 2007 .

[18]  Franco Fummi,et al.  Hybrid, Incremental Assertion-Based Verification for TLM Design Flows , 2007, IEEE Design & Test of Computers.