Performance sensitivity analysis using statistical methods and its applications to delay testing

The performance of deep submicron designs can be affected by various parametric variations, manufacturing defects, noise or modeling errors that are all statistical in nature. We propose a statistical framework for analyzing the performance sensitivity of designs to various timing related defects/noise/variations. The core engine of our approach is a highly efficient statistical timing analysis tool. We describe the application of our framework for delay fault modeling and analysis of resistive opens and shorts and as well as interconnect crosstalk. We present experimental results demonstrating the accuracy of our statistical framework as compared to SPICE (for a given set of input patterns) and nominal worst-case analysis, Experimental results for analysis of resistive opens and shorts are also included.

[1]  Melvin A. Breuer,et al.  New Validation and Test Problems for High Performance Deep Sub-micron VLSI Circuits , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[2]  Sharad Malik,et al.  Statistical Delay Modeling in Logic Design and Synthesis , 1994, 31st Design Automation Conference.

[3]  Sharad Malik,et al.  Statistical timing analysis of combinational logic circuits , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Kwang-Ting Cheng,et al.  Generation of High Quality Tests for Robustly Untestable Path Delay Faults , 1996, IEEE Trans. Computers.

[5]  Katsumi Homma,et al.  Pre-layout delay calculation specification for CMOS ASIC libraries , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[6]  David R. Tryon,et al.  Statistical Failure Analysis of System Timing , 1984, IBM J. Res. Dev..

[7]  Andrew B. Kahng,et al.  New efficient algorithms for computing effective capacitance , 1998, ISPD '98.

[8]  Alan Mathewson,et al.  Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design , 1994 .

[9]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..