Mobility model for advanced SOI-MOSFETs including back-gate contribution

In this report it is verified that advanced SOI-MOSFETs with very thin silicon-on-insulator (SOI) and buried oxide (BOX) layers require an improved mobility modeling which considers the contributions of the back-gate field. Furthermore, a newly developed compact mobility model is presented, which satisfies these advanced SOI-MOSFET needs and still preserves the universality of the low-field mobility. The important novel modeling property is that the effective electric field is not only determined by the field induced at the surface but is modified by the potential distribution across SOI and BOX layers. With the developed model accurate reproduction of measured current characteristics under a wide variety of bias conditions becomes possible.

[1]  F. Stern,et al.  Electronic properties of two-dimensional systems , 1982 .

[2]  Shinichi Takagi,et al.  On the universality of inversion-layer mobility in n- and p-channel MOSFETs , 1988, Technical Digest., International Electron Devices Meeting.

[3]  T. Iwamatsu,et al.  Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate , 2008, 2008 Symposium on VLSI Technology.

[4]  R. E. Thomas,et al.  Carrier mobilities in silicon empirically related to doping and field , 1967 .

[5]  R. Tsuchiya,et al.  Extension of Universal Mobility Curve to Multi-Gate MOSFETs , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  Nobuyuki Sugii,et al.  Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V , 2014 .

[7]  S. Takagi,et al.  On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[8]  M. Miura-Mattausch,et al.  Completely Surface-Potential-Based Compact Model of the Fully Depleted SOI-MOSFET Including Short-Channel Effects , 2006, IEEE Transactions on Electron Devices.

[9]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[10]  Hans Jurgen Mattausch,et al.  Compact Modeling of SOI MOSFETs With Ultrathin Silicon and BOX Layers , 2014, IEEE Transactions on Electron Devices.

[11]  S. Furukawa.  Silicon-on-Insulator , 1985 .

[12]  S. Maegawa,et al.  Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[13]  Mitiko Miura-Mattausch,et al.  Complete Surface-Potential-Based Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect-Transistor Model for Circuit Simulation , 2004 .

[14]  Hans Jürgen Mattausch,et al.  The Physics and Modeling of Mosfets - Surface-Potential Model HiSIM , 2008, International Series on Advances in Solid State Electronics and Technology.

[15]  T. Iwamatsu,et al.  Silicon on thin BOX (SOTB) CMOS for ultralow standby power with forward-biasing performance booster , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[16]  C. Hu,et al.  Modeling the floating-body effects of fully depleted, partially depleted, and body-grounded SOI MOSFETs , 2004 .

[17]  M. Miura-Mattausch,et al.  HiSIM-SOI: Complete surface-potential-based model valid for all SOI-structure types , 2010, 2010 IEEE International SOI Conference (SOI).

[18]  Mitiko Miura-Mattausch,et al.  Modeling of Floating-Body Effect in Silicon-on-Insulator Metal-Oxide-Silicon Field-Effect Transistor with Complete Surface-Potential-Based Description , 2008 .

[19]  Thomas Skotnicki,et al.  Competitive SOC with UTBB SOI , 2011, IEEE 2011 International SOI Conference.