A compact FPGA-based processor for the Secure Hash Algorithm SHA-256

This work reports an efficient and compact FPGA processor for the SHA-256 algorithm. The novel processor architecture is based on a custom datapath that exploits the reusing of modules, having as main component a 4-input Arithmetic-Logic Unit not previously reported. This ALU is designed as a result of studying the type of operations in the SHA algorithm, their execution sequence and the associated dataflow. The processor hardware architecture was modeled in VHDL and implemented in FPGAs. The results obtained from the implementation in a Virtex5 device demonstrate that the proposed design uses fewer resources achieving higher performance and efficiency, outperforming previous approaches in the literature focused on compact designs, saving around 60% FPGA slices with an increased throughput (Mbps) and efficiency (Mbps/Slice). The proposed SHA processor is well suited for applications like Wi-Fi, TMP (Trusted Mobile Platform), and MTM (Mobile Trusted Module), where the data transfer speed is around 50Mbps.

[1]  Dong Kyue Kim,et al.  Design and Implementation of Crypto Co-processor and Its Application to Security Systems , 2005, CIS.

[2]  Jaecheol Ryou,et al.  Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing , 2009, Inscrypt.

[3]  Ryan Kastner,et al.  Managing Security in FPGA-Based Embedded Systems , 2008, IEEE Design & Test of Computers.

[4]  Todor Mladenov,et al.  Implementation of reconfigurable SHA-2 hardware core , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  John Kelsey,et al.  Status Report on the Second Round of the SHA-3 Cryptographic Hash Algorithm Competition , 2011 .

[6]  Ingrid Verbauwhede,et al.  Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384, 512) for Hardware Implementations , 2007, WISA.

[7]  Jérémie Crenne,et al.  Efficient key-dependent message authentication in reconfigurable hardware , 2011, 2011 International Conference on Field-Programmable Technology.

[8]  장훈,et al.  [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .

[9]  Xiaolin Cao,et al.  A Compact SHA-256 Architecture for RFID Tags , 2011 .

[10]  Odysseas G. Koufopavlou,et al.  On the hardware implementations of the SHA-2 (256, 384, 512) hash functions , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Philip Heng Wai Leong,et al.  An FPGA Based SHA-256 Processor , 2002, FPL.

[12]  Bart Preneel,et al.  Security Reductions of the Second Round SHA-3 Candidates , 2010, ISC.

[13]  Odysseas G. Koufopavlou,et al.  Implementation of the SHA-2 Hash Family Standard Using FPGAs , 2005, The Journal of Supercomputing.

[14]  CumplidoRené,et al.  A compact FPGA-based processor for the Secure Hash Algorithm SHA-256 , 2014 .

[15]  Bing Wang,et al.  Hardware Implementation of Hash Functions , 2012 .

[16]  Shay Gueron.  Speeding Up SHA-1, SHA-256 and SHA-512 on the 2nd Generation Intel® Core™ Processors , 2012, 2012 Ninth International Conference on Information Technology - New Generations.

[17]  Miroslav Knezevic,et al.  Hardware design for Hash functions , 2010, Secure Integrated Circuits and Systems.

[18]  Johannes Wolkerstorfer,et al.  Hardware Implementation of Symmetric Algorithms for RFID Security , 2008 .

[19]  Arnaud Tisserand,et al.  Multi-mode operator for SHA-2 hash functions , 2007, J. Syst. Archit..

[20]  Jaecheol Ryou,et al.  Compact and unified hardware architecture for SHA-1 and SHA-256 of trusted mobile computing , 2012, Personal and Ubiquitous Computing.

[21]  David A. Patterson,et al.  Computer Organization and Design, Fourth Edition, Fourth Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design) , 2008 .

[22]  Martin Feldhofer,et al.  A Case Against Currently Used Hash Functions in RFID Protocols , 2006, OTM Workshops.

[23]  Cliff Wang,et al.  Introduction to Hardware Security and Trust , 2011 .