FPGA implementation of addition as a part of the convolution
暂无分享,去创建一个
[1] Hossam A. ElGindy,et al. Configuration Sequencing with Self Configurable Binary Multipliers , 1999, IPPS/SPDP Workshops.
[2] Charles S. Burrus,et al. Digital filter structures described by distributed arithmetic , 1977 .
[3] Peter Pirsch,et al. Alternative approaches implementing high-performance FIR filters on lookup-table-based FPGAs: a comparison , 1998, Other Conferences.
[4] H. Samueli,et al. Design techniques for silicon compiler implementations of high-speed FIR digital filters , 1996 .
[5] Ernest Jamro,et al. Implementation of multipliers in FPGA structures , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.
[6] Harvey L. Garner,et al. Number Systems and Arithmetic , 1965, Adv. Comput..
[7] Margaret Martonosi,et al. Use of delayed addition techniques to accelerate integer and floating-point calculations in configurable hardware , 1998, Other Conferences.
[8] Ernest Jamro,et al. Constant coefficient multiplication in FPGA structures , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.
[9] Ernest Jamro,et al. Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems , 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540).
[10] Peter Pirsch,et al. Architectures for digital signal processing , 1998 .