Optimum sizing of power grids for IR drop

This paper explores the optimum design of the power grid. A simplified model of the power grid, based on the assumption of uniform current distribution and some approximations, is presented. This model is shown to give the IR drop at the grid center with error less than 0.1% compared to full simulation. In addition, the optimum sizing of power grid lines for minimum IR drop is derived, based on a general version of the model. Applying the optimum sizing, a uniform grid has the minimum IR drop, for uniform current profile. However, for real chip examples where current profiles are non-uniform, the optimum sizing results in 14% reduction in the IR drop at the center compared to uniform sizing

[1]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Eby G. Friedman,et al.  Delay uncertainty due to on-chip simultaneous switching noise in high performance CMOS integrated circuits , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[3]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.

[4]  Pong-Fei Lu,et al.  Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Eby G. Friedman,et al.  Power Distribution Networks in High Speed Integrated Circuits , 2003 .

[6]  L.C. Tsai.  A 1 GHz PA-RISC processor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Kwang-Ting Cheng,et al.  Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.

[8]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[9]  M. Saint-Laurent,et al.  Impact of power-supply noise on timing in high-frequency microprocessors , 2004, IEEE Transactions on Advanced Packaging.

[10]  David Overhauser,et al.  Power distribution in high-performance design , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).