Second Order Taylor Polyphase Reconstruction of Periodic-Nonuniform Samples in Time-Interleaved ADCs
暂无分享,去创建一个
[1] L. R. Carley,et al. An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .
[2] Fredrik Gustafsson,et al. Blind equalization of time errors in a time-interleaved ADC system , 2005, IEEE Transactions on Signal Processing.
[3] Paul R. Gray,et al. An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .
[4] P.J. Hurst,et al. A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[5] Bernard C. Levy,et al. Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] P. Hurst,et al. A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.
[7] P. Vaidyanathan. Multirate Systems And Filter Banks , 1992 .
[8] Bernard C. Levy,et al. Reconstruction of band-limited periodic nonuniformly sampled signals through multirate filter banks , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Robert M. R. Neff,et al. A 4 Gsample/s 8b ADC in 0.35 μm CMOS , 2002 .
[10] Håkan Johansson,et al. Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters , 2002, IEEE Trans. Signal Process..
[11] Bernard C. Levy,et al. Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.