Linear CMOS image sensor with time-delay integration and interlaced super-resolution pixel

This paper presents a high frame rate linear scan CMOS image sensor (CIS) with time-delay integration (TDI) technique and interlaced super-resolution (ISR) pixel to increase signal-to-noise ratio (SNR) and horizontal resolution. An adjacent pixel signal transfer (APST) methodology is adopted for efficient wire routing and reducing pixel complexity. 4T-APS is applied in pixel to achieve the snapshot function. A 128×8×2 interlaced super-resolution pixel array with a pitch of 6×6 um2, a fill factor of 26.99%, and 3.3V operation has been designed and fabricated in 0.18-um TSMC 1P6M CIS technology. Two 128×8 linear array are placed in an interlaced form with a half-pixel-pitch shift to achieve the super-resolution output. The measurement results of proposed linear scan sensor with 8 TDI stages and ISR technique demonstrate a SNR improvement of 10.3 dB, double horizontal resolution, and a power dissipation of 4.114uW per column at 1.6kfps.

[1]  G. Meynants,et al.  Time-Delay-Integration Architectures in CMOS Image Sensors , 2009, IEEE Transactions on Electron Devices.

[2]  Chih-Cheng Hsieh,et al.  Time-delay integration readout with adjacent pixel signal transfer for CMOS image sensor , 2012, Proceedings of Technical Program of 2012 VLSI Design, Automation and Test.

[3]  Hee Chul Lee,et al.  Smart CMOS Charge Transfer Readout Circuit for Time Delay and Integration Arrays , 2006, IEEE Custom Integrated Circuits Conference 2006.

[4]  Yasar Gurbuz,et al.  Design of a ROIC for scanning type HgCdTe LWIR focal plane arrays , 2010, Defense + Commercial Sensing.

[5]  Wim Diels,et al.  CMOS long linear array for space application , 2006, Electronic Imaging.

[6]  Hong-Yi Huang,et al.  A time-delay-integration CMOS readout circuit for IR scanning , 2002, 9th International Conference on Electronics, Circuits and Systems.

[7]  Lu Wengao,et al.  A TDI CMOS Readout Circuit for IRFPA with Linearity Improvement , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.