Solving the Yield Optimization Problem for Wafer to Wafer 3d Integration Process
暂无分享,去创建一个
[1] Said Hamdioui,et al. Yield Improvement for 3D Wafer-to-Wafer Stacked Memories , 2012, J. Electron. Test..
[2] Subramanian S. Iyer,et al. 3D integration review , 2011, Science China Information Sciences.
[3] Qiang Xu,et al. Yield enhancement for 3D-stacked ICs: Recent advances and challenges , 2012, 17th Asia and South Pacific Design Automation Conference.
[4] G. Smith,et al. Yield considerations in the choice of 3D technology , 2007, 2007 International Symposium on Semiconductor Manufacturing.
[5] Lu Sun,et al. Lower bounds for the axial three-index assignment problem , 2010, Eur. J. Oper. Res..
[6] Said Hamdioui,et al. Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories , 2011, 2011 Sixteenth IEEE European Test Symposium.
[7] Frits C. R. Spieksma,et al. Approximation Algorithms for the Wafer to Wafer Integration Problem , 2012, WAOA.
[8] Erik Jan Marinissen,et al. Optimization Methods for Post-Bond Testing of 3D Stacked ICs , 2012, J. Electron. Test..
[9] Sherief Reda,et al. Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.