Estimation for maximum instantaneous current through supply lines for CMOS circuits

We present new techniques for estimating the maximum instantaneous current through the power supply lines for CMOS circuits. We investigate four different approaches: (1) timed-ATPG-based approach; (2) probability-based approach; (3) genetic algorithm-based approach; and (4) integer linear programming (ILP) approach. The first three approaches produce a tight lower bound on the maximum current. The ILP-based approach produces the exact solutions for small circuits, and tight upper bounds of the solutions for large circuits. Our experimental results show that the upper bounds produced by the ILP approach combined with the lower bounds produced by the other three approaches confine the exact solution for the maximum instantaneous current to a small range.

[1]  Sharad Malik,et al.  Computation of floating mode delay in combinational circuits: theory and algorithms , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kurt Keutzer,et al.  Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kwang-Ting Cheng,et al.  Exact and approximate estimation for maximum instantaneous current of CMOS circuits , 1998, Proceedings Design, Automation and Test in Europe.

[6]  Jeanine Weekes Schroer,et al.  The Finite String Newsletter Abstracts of Current Literature Glisp User's Manual , 2022 .

[7]  Kaushik Roy,et al.  Maximum power estimation for sequential circuits using a test generation based technique , 1996, Proceedings of Custom Integrated Circuits Conference.

[8]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[9]  Yi-Min Jiang,et al.  Estimation of maximum power and instantaneous current using a genetic algorithm , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[10]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[11]  Jason Cong,et al.  Acyclic Multi-Way Partitioning of Boolean Networks , 1994, 31st Design Automation Conference.

[12]  Kaushik Roy,et al.  Estimation of maximum power for sequential circuits considering spurious transitions , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[13]  Michael S. Hsiao,et al.  K2: an estimator for peak sustainable power of VLSI circuits , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[14]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistic approaches , 1996, Proceedings of 9th International Conference on VLSI Design.

[15]  David E. Goldberg,et al.  Genetic Algorithms, Tournament Selection, and the Effects of Noise , 1995, Complex Syst..

[16]  Kwang-Ting Cheng,et al.  Vector generation for maximum instantaneous current through supply lines for CMOS circuits , 1997, DAC.