Constrained worst case loads for microprocessors
暂无分享,去创建一个
[1] I. Kantorovich,et al. Measurement of worst-case power delivery noise on chip under operating conditions , 2006, 2006 IEEE Workship on Signal Propagation on Interconnects.
[2] A. Waizman,et al. Integrated power supply frequency domain impedance meter (IFDIM) , 2004, Electrical Performance of Electronic Packaging - 2004.
[3] A. Waizman,et al. CPU Power Delivery Impedance Profile Resonances Impact on Core FMAX , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.
[4] I. Kantorovich,et al. Measurement of milliohms of impedance at hundred MHz on chip power supply loop , 2002, Electrical Performance of Electronic Packaging,.
[5] A. Waizman. CPU power supply impedance profile measurement using FFT and clock gating , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).
[6] R. Ayyanar,et al. CPU Generated Binary and Ternary Loads for Power Delivery Assessment , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.
[7] Stephen P. Boyd,et al. Linear controller design: limits of performance , 1991 .
[8] Petros A. Ioannou,et al. Linear Time-Varying Systems: Control and Adaptation , 1992 .
[9] I. Kantorovich,et al. Measurement of low impedance on chip power supply loop , 2004, IEEE Transactions on Advanced Packaging.
[10] I. Kantorovich,et al. Aperiodic resonant excitation of microprocessor power distribution systems and the reverse pulse technique , 2002, Electrical Performance of Electronic Packaging,.