A detailed analysis of CMOS SRAM's with gate oxide short defects

Using a model of gate oxide short defects, previously developed and validated experimentally, we investigate the behavior of CMOS SRAM memories having this defect. Faulty behaviors caused by gate oxide shorts are characterized classifying those that may cause a logic malfunction and those that degrade the memory operation without causing a logic error. Merits of SRAM test algorithms to detect gate oxide shorts are analyzed, identifying which are effective in terms of coverage and test cost.

[1]  Joan Figueras,et al.  IDDQ detectability of bridges in CMOS sequential circuits , 1994 .

[2]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[3]  Edward J. McCluskey,et al.  On the modeling and testing of gate oxide shorts in CMOS logic gates , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[4]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[7]  Jacob A. Abraham,et al.  TESTING OF SEMICONDUCTOR RANDOM ACCESS MEMORIES. , 1977 .

[8]  Antonio Rubio,et al.  A detailed analysis and electrical modeling of gate oxide shorts in MOS transistors , 1996, J. Electron. Test..

[9]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[10]  Antonio Rubio,et al.  A detailed analysis of GOS defects in MOS transistors: testing implications at circuit level , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[11]  A. Rubio,et al.  GOS defects in SRAM: fault modeling and testing possibilities , 1994, Proceedings of IEEE International Workshop on Memory Technology, Design, and Test.

[12]  Eugene R. Hnatek.  Integrated circuit quality and reliability , 1987 .

[13]  Jacob A. Abraham,et al.  Efficient Algorithms for Testing Semiconductor Random-Access Memories , 1978, IEEE Transactions on Computers.

[14]  Charles F. Hawkins,et al.  IDDQ Testing of VLSI Circuits , 1993, Springer US.

[15]  Manoj Sachdev.  Reducing the CMOS RAM test complexity withIDDQ and voltage testing , 1995, J. Electron. Test..