An efficient crossover architecture for hardware parallel implementation of genetic algorithm

In this article a new architecture for hardware implementation of genetic algorithm in reconfigurable embedded systems is presented. The main idea is based on the efficient use of a genetic algorithm's crossover operator to enhance the speed of algorithm to reach an optimal solution. In this article a new crossover called DSO and also two new architectures for implementation of crossover operators are introduced to provide suitable solutions for solving the problems related to fitness function of the genetic algorithm. At first, some optimum operators are selected and then utilized in a new parallel architecture to increase the speed and accuracy of algorithm convergence. Finally, based on reusability of existing resources, the main idea of the article is introduced to improve the performance of the algorithm and finding the optimal solution. The properties of FPGAs such as flexibility and parallelism help this purpose.

[1]  Richard J. Carter,et al.  A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine , 2001, Genetic Programming and Evolvable Machines.

[2]  Ju-Jang Lee,et al.  Compact Genetic Algorithms using belief vectors , 2011, Appl. Soft Comput..

[3]  Randy L. Haupt,et al.  Practical Genetic Algorithms , 1998 .

[4]  Jinhua Zheng,et al.  A New Leading Crossover Operator for Function Optimization , 2009, 2009 WRI World Congress on Computer Science and Information Engineering.

[5]  Pinaki Mazumder,et al.  A genetic approach to standard cell placement using meta-genetic parameter optimization , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kenneth G. Ricks,et al.  Using parallelization and hardware concurrency to improve the performance of a genetic algorithm , 2007, Concurr. Comput. Pract. Exp..

[7]  Adrian Stoica,et al.  A customizable FPGA IP core implementation of a general purpose Genetic Algorithm engine , 2010, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[8]  Letha Etzkorn,et al.  Creating an adaptive embedded system by applying multi-agent techniques to reconfigurable hardware , 2004, Future Gener. Comput. Syst..

[9]  Hong Qu,et al.  An improved genetic algorithm with co-evolutionary strategy for global path planning of multiple mobile robots , 2013, Neurocomputing.

[10]  Xilinx Family.  Efficient Shift Registers, LFSR Counters, and Long Pseudo- Random Sequence Generators , 1996 .

[11]  Miguel A. Vega-Rodríguez,et al.  Accelerating floating-point fitness functions in evolutionary algorithms: a FPGA-CPU-GPU performance comparison , 2011, Genetic Programming and Evolvable Machines.

[12]  Boris Pavez-Lazo,et al.  A deterministic annular crossover genetic algorithm optimisation for the unit commitment problem , 2011, Expert Syst. Appl..

[13]  Pedro V. Santos,et al.  FPGA Based Engines for Genetic and Memetic Algorithms , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[14]  Peter Alfke,et al.  Linear Feedback Shift Registers in Virtex Devices , 2001 .

[15]  Diptesh Ghosh.  A diversification operator for genetic algorithms , 2012 .

[16]  Cüneyt F. Bazlamaçci,et al.  A reconfigurable computing platform for real time embedded applications , 2012, Microprocess. Microsystems.

[17]  Spyros G. Tzafestas,et al.  A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluation , 2008 .

[18]  Ioannis Papaefstathiou,et al.  High-speed FPGA-based implementations of a Genetic Algorithm , 2009, 2009 International Symposium on Systems, Architectures, Modeling, and Simulation.

[19]  Ashok Samal,et al.  HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[20]  Vassilios A. Chouliaras,et al.  Hardware implementation of a novel genetic algorithm , 2007, Neurocomputing.

[21]  Andrew M. Tyrrell,et al.  Challenges of evolvable hardware: past, present and the path to a promising future , 2011, Genetic Programming and Evolvable Machines.

[22]  Akinori Kanasugi,et al.  Genetic Algorithm that can Dynamically Change Number of Individuals and Accuracy , 2007, 2007 Frontiers in the Convergence of Bioscience and Information Technologies.

[23]  Nadia Nedjah,et al.  An efficient problem-independent hardware implementation of genetic algorithms , 2007, Neurocomputing.

[24]  T. Martin McGinnity,et al.  Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems , 2001, Microprocess. Microsystems.

[25]  Nonel Thirer,et al.  A FPGA implementation of hardware based accelerator for a generic algorithm , 2010, 2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel.