Via wearout detection with on chip monitors

The delays of paths in a chip can be monitored to detect via voiding. This work relates the probability of failure of individual vias to an increase in delay for monitors of the system using data for 65nm technology. The sensitivity of the trigger point as a function of the failure distribution parameters and the path length has been investigated. A circuit has been designed to detect the onset of chip failure due to via voiding.

[1]  J. Gill,et al.  Impact of via-line contact on Cu interconnect electromigration performance , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[2]  Kaustav Banerjee,et al.  Characterization of contact and via failure under short duration high pulsed current stress , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[3]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[4]  F. Lorut,et al.  How effective are failure analysis methods for the 65nm CMOS technology node? , 2005, Proceedings of the 12th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2005. IPFA 2005..

[5]  Chenming Hu,et al.  Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction , 2004, IEEE Transactions on Semiconductor Manufacturing.

[6]  M.H. Woods,et al.  MOS VLSI reliability and yield trends , 1986, Proceedings of the IEEE.

[7]  Kurt Keutzer,et al.  Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  B. Cline,et al.  Analysis and modeling of CD variation for statistical static timing , 2006, ICCAD '06.

[9]  Gordon W. Roberts,et al.  High-resolution flash time-to-digital conversion and calibration for system-on-chip testing , 2005 .

[10]  Prithviraj Banerjee,et al.  Fault tolerant VLSI systems , 1993 .

[11]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[12]  Kevin J. Nowka,et al.  A scheme for on-chip timing characterization , 2006, 24th IEEE VLSI Test Symposium.

[13]  Gordon W. Roberts,et al.  Strategies for on-chip sub-nanosecond signal capture and timing measurements , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[14]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[15]  A. Chandrakasan,et al.  On-chip picosecond time measurement , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[16]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[17]  D. P. Siemwiorek.  Architecture of fault-tolerant computers: an historical perspective , 1991 .

[18]  R.W. Brodersen,et al.  Methods for true energy-performance optimization , 2004, IEEE Journal of Solid-State Circuits.

[19]  Kaushik Roy,et al.  A novel on-chip delay measurement hardware for efficient speed-binning , 2005, 11th IEEE International On-Line Testing Symposium.