Ultra-low energy computing with noise: Energy performance probability

Noise susceptibility and power density have become two limiting factors to CMOS technology scaling. As a solution to these challenges, probabilistic CMOS (PCMOS) based computing has been proposed. PCMOS devices are inherently probabilistic devices that compute correctly with a probability p. This paper investigates the trade-offs between the energy, performance and probability of correctness (p) of a PCMOS inverter. Using simple analytical models of energy, delay and p of a PCMOS inverter, the optimum energy delay product (EDP) value for given probability and performance constraints is found. The analytical models are validated using circuit simulations for a PCMOS inverter designed in a 0.13μm process. The results show that operating the PCMOS inverter at lower supply voltages is more preferable in terms of minimizing EDP. Our analysis is useful in optimal (in terms of EDP) circuit design for satisfying application requirements in terms of performance and probability of correctness. An analysis of the impacts of the variations in the temperature and the threshold voltage on the optimal EDP values is also included.

[1]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Kaustav Banerjee,et al.  Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era , 2004, Proceedings. 41st Design Automation Conference, 2004..

[3]  Pinar Korkmaz,et al.  Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verication Through Simulations , 2005 .

[4]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[5]  Sandeep K. Shukla,et al.  Evaluating the reliability of NAND multiplexing with PRISM , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  B. M. Gordon,et al.  Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.

[7]  Douglas B. Shire,et al.  GENERAL PHYSICS: Nuclear, Atomic, and Molecular ÑPACS 01239Ö 5019 Scaling limit of digital circuits due to thermal noise , 1998 .

[8]  K.-U. Stein.  Noise-induced error rate as limiting factory for energy per operation in digital ICs , 1977 .

[9]  Kenneth L. Shepard.  Design methodologies for noise in digital integrated circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .

[11]  Guru M. Parulkar,et al.  An application-oriented error control scheme for high-speed networks , 1996, TNET.

[12]  L. Kish.  End of Moore's law: thermal (noise) death of integration in micro and nano electronics , 2002 .

[13]  Naresh R. Shanbhag,et al.  A low-power architecture for phase-splitting passband equalizer , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[14]  James D. Meindl,et al.  Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.

[15]  Puneet Gupta,et al.  Design sensitivities to variability: extrapolations and assessments in nanometer VLSI , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[16]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[17]  Krishna V. Palem,et al.  Energy aware computing through probabilistic switching: a study of limits , 2005, IEEE Transactions on Computers.

[18]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[19]  Nobuyuki Sano.  Increasing Importance of Electronic Thermal Noise in Sub-0.1 mum Si-MOSFETs , 2000 .

[20]  Bilge E. S. Akgul,et al.  A Probabilistic CMOS Switch and its Realization by Exploiting Noise , 2005 .

[21]  Krishna V. Palem,et al.  Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology , 2006, Proceedings of the Design Automation & Test in Europe Conference.