Design of high performance 64 bit MAC unit

A design of high performance 64 bit Multiplier-and-Accumulator (MAC) is implemented in this paper. MAC unit performs important operation in many of the digital signal processing (DSP) applications. The multiplier is designed using modified Wallace multiplier and the adder is done with carry save adder. The total design is coded with verilog-HDL and the synthesis is done using Cadence RTL complier using typical libraries of TSMC 0.18um technology. The total MAC unit operates at 217 MHz. The total power dissipation is 177.732 mW.

[1]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  Earl E. Swartzlander,et al.  A comparison of Dadda and Wallace multiplier delays , 2003, SPIE Optics + Photonics.

[4]  Vojin G. Oklobdzija,et al.  High-Speed VLSI Arithmetic Units: Adders and Multipliers , 1999 .

[5]  M. Mohanapriya,et al.  Area, Delay And Power Comparison Of Adder Topologies , 2012, VLSIC 2012.

[6]  Paolo Montuschi,et al.  Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers , 2011, IEEE Transactions on Computers.

[7]  Dong-Wook Kim,et al.  A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Earl E. Swartzlander,et al.  A Reduced Complexity Wallace Multiplier Reduction , 2010, IEEE Transactions on Computers.

[9]  S. Y. Kulkarni,et al.  Design and VLSI Implementation of Pipelined Multiply Accumulate Unit , 2009, 2009 Second International Conference on Emerging Trends in Engineering & Technology.