A 10b 1GS/s Inverter-Based Pipeline ADC in 65nm CMOS

This paper presents a pipeline analog-to-digital converter achieving 7.7 ENOB at 1.0 GS/s. A single-stage inverter-based amplifier is used with asymmetrical biasing of the pMOS and nMOS transistors and digitally controlled binary-weighted assisted capacitor chain for calibration in the gain stage. It results in an increased closed-loop linearity and a THD of -53.1 dB while allowing symmetrical layout, transconductances, and parasitic effects. With the amplifier in a switched-capacitor configuration, the optimal bias point can be maintained throughout the input range, which minimizes the power overhead of the MDAC. Calibration of the stage gain is digitally controlled through binary-weighted capacitor chain at gate of transistors which makes the power consumption of gain stage correction be avoided in digital domain. With a core power dissipation of 47.5 mW and an FoM of 0.355 pJ/conv-step, high sample rate is achieved in a medium resolution pipeline ADC without compromising the energy efficiency.

[1]  Boris Murmann,et al.  A 12-bit, 30-MS/s, 2.95-mW pipelined ADC using single-stage class-AB amplifiers and deterministic background calibration , 2010, 2010 Proceedings of ESSCIRC.

[2]  Hae-Seung Lee,et al.  Background Calibration of Pipelined ADCs Via Decision Boundary Gap Estimation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Bob Verbruggen,et al.  16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[5]  Akira Matsuzawa,et al.  A 15.5 dB, wide signal swing, dynamic amplifier using a common-mode voltage detection technique , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[6]  Wei Shu,et al.  A 1-GS/s 11-Bit SAR-Assisted Pipeline ADC With 59-dB SNDR in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Rui P. Martins,et al.  A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier , 2020, IEEE Journal of Solid-State Circuits.

[8]  Sai-Weng Sin,et al.  A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing , 2019, 2019 Symposium on VLSI Circuits.

[9]  Hae-Seung Lee,et al.  Noise Analysis for Comparator-Based Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Takashi Nara,et al.  A 240-Mbps, 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converter , 1998 .

[11]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[12]  Kofi A. A. Makinwa,et al.  A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier , 2018, IEEE Journal of Solid-State Circuits.

[13]  Jan Craninckx,et al.  A single-channel, 600Msps, 12bit, ringamp-based pipelined ADC in 28nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[14]  Jan Craninckx,et al.  3.1 A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[15]  Jan Craninckx,et al.  A 1Gsps, 12-bit, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[16]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.