Design of a Hierarchical Network for a DSP-Multiprocessor