Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects

The Network-on-chip (NoC) is an enabling technology to integrate large numbers of embedded cores on a single die. The existing methods of implementing a NoC with planar metal interconnects are deficient due to high latency and significant power consumption arising out of multihop links used in data exchange. To address these problems, we propose design of a hierarchical small-world wireless NoC architecture where the multihop wire interconnects are replaced with high-bandwidth and single-hop long-range wireless shortcuts operating in the millimeter (mm)-wave frequency range. The proposed mm-wave wireless NoC (mWNoC) outperforms the corresponding conventional wireline counterpart in terms of achievable bandwidth and is significantly more energy efficient. The performance improvement is achieved through efficient data routing and optimum placement of wireless hubs. Multiple wireless shortcuts operating simultaneously further enhance the performance, and provide an energy-efficient solution for design of communication infrastructures for multicore chips.

[1]  A. E. Eiben,et al.  Introduction to Evolutionary Computing , 2003, Natural Computing Series.

[2]  Partha Pratim Pande,et al.  A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  Dan Zhao,et al.  Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[4]  Jason Cong,et al.  A scalable micro wireless interconnect structure for CMPs , 2009, MobiCom '09.

[5]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[6]  Moshe Sipper,et al.  Evolution of Parallel Cellular Machines , 1997, Lecture Notes in Computer Science.

[7]  Ian O'Connor,et al.  Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  William Stallings,et al.  Data and Computer Communications , 1985 .

[9]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[10]  A. Sugavanam,et al.  Wireless communication in a flip-chip package using integrated antennas on silicon substrates , 2005, IEEE Electron Device Letters.

[11]  Yue Ping Zhang,et al.  Propagation Mechanisms of Radio Waves Over Intra-Chip Channels With Integrated Antennas: Frequency-Domain Measurements and Time-Domain Analysis , 2007, IEEE Transactions on Antennas and Propagation.

[12]  T. Petermann,et al.  Physical realizability of small-world networks. , 2006, Physical review. E, Statistical, nonlinear, and soft matter physics.

[13]  Amit Kumar,et al.  NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[14]  Jason Cong,et al.  RF interconnects for communications on-chip , 2008, ISPD '08.

[15]  Radu Marculescu,et al.  Application-specific network-on-chip architecture customization via long-range link insertion , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[16]  Moshe Sipper,et al.  Evolution of Parallel Cellular Machines: The Cellular Programming Approach , 1997 .

[17]  D. Watts,et al.  Small Worlds: The Dynamics of Networks between Order and Randomness , 2001 .

[18]  Radu Marculescu,et al.  "It's a small world after all": NoC performance optimization via long-range link insertion , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Niraj K. Jha,et al.  Token flow control , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[20]  Partha Pratim Pande,et al.  Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[21]  Fabrizio Petrini,et al.  Routing in Bidirectional k-ary n-cubes with the Red Rover Algorithm , 1997, PDPTA.

[22]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[23]  R. K. Ursem.  Multi-objective Optimization using Evolutionary Algorithms , 2009 .

[24]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[25]  David W. Matolak,et al.  iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture , 2011, 2011 IEEE 19th Annual Symposium on High Performance Interconnects.

[26]  Jian Li,et al.  Design of multi-channel wireless NoC to improve on-chip communication capacity! , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[27]  Yu Su,et al.  Communication Using Antennas Fabricated in Silicon Integrated Circuits , 2007, IEEE Journal of Solid-State Circuits.

[28]  Christof Teuscher,et al.  Nature-Inspired Interconnects for Self-Assembled Large-Scale Network-on-Chip Designs , 2007, Chaos.

[29]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[30]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[31]  Christof Teuscher,et al.  Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems , 2011, IEEE Transactions on Computers.

[32]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for wireless network-on-chip architectures , 2012, JETC.

[33]  K. O. Kenneth,et al.  Design rules for improving predictability of on-chip antenna characteristics in the presence of other metal structures , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[34]  A. Biberman,et al.  Ultrahigh-Bandwidth Silicon Photonic Nanowire Waveguides for On-Chip Networks , 2008, IEEE Photonics Technology Letters.

[35]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.

[36]  N.K. Jha,et al.  Toward Ideal On-Chip Communication Using Express Virtual Channels , 2008, IEEE Micro.

[37]  Thomas Jansen,et al.  A comparison of simulated annealing with a simple evolutionary algorithm on pseudo-boolean functions of unitation , 2007, Theor. Comput. Sci..

[38]  J. Mehta,et al.  Switching noise picked up by a planar dipole antenna mounted near integrated circuits , 2002 .

[39]  Christofer Toumazou,et al.  A low voltage bulk driven downconversion mixer core , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[40]  Edsger W. Dijkstra,et al.  A note on two problems in connexion with graphs , 1959, Numerische Mathematik.

[41]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[42]  M. J. Deen,et al.  Effect of forward and reverse substrate biasing on low-frequency noise in silicon PMOSFETs , 2002 .

[43]  Benjamin Belzer,et al.  Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect , 2010, International Conference on Green Computing.

[44]  Duncan J. Watts,et al.  Collective dynamics of ‘small-world’ networks , 1998, Nature.

[45]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[46]  Ognian Marinov,et al.  EFFECT OF FORWARD AND REVERSE SUBSTRATE BIASING ON LOW FREQUENCY NOISE IN SILICON PMOS FETS , 2001 .

[47]  Shashi Kumar,et al.  HiRA: A methodology for deadlock free routing in hierarchical networks on chip , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.