Pulse-stream circuits for on-chip learning in analogue VLSI neural networks

We explain the advantages of the Virtual-Targets algorithm for learning in a VLSI Multilayer Perceptron, outline the design issues, and describe fabricated circuits that implement the main algorithmic functions. The test-chip described is a precursor to a larger device incorporating full on-chip learning.<<ETX>>