A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic

A 3.8-ns, 257-mW, 16*16-b CMOS multiplier with a supply voltage of 4 V is described. A complementary pass-transistor logic (CPL) is proposed and applied to almost the entire critical path. The CPL consists of complementary inputs/outputs, an nMOS pass-transistor logic network, and CMOS output inverters. The CPL is twice as fast as conventional CMOS due to lower input capacitance and high logic functionality. Its multiplication time is the fastest ever reported, even for bipolar and GaAs ICs, and it can be enhanced further to 2.6 ns with 60 mW at 77 K. >

[1]  K. Kaneko,et al.  A CMOS floating point multiplier , 1984, IEEE Journal of Solid-State Circuits.

[2]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[3]  M. Suzuki,et al.  A 40-ps high electron mobility transistor 4.1 K gate array , 1988 .

[4]  S. Hanamura,et al.  Operation of Bulk CMOS Devices at Very Low Temperatures , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. Hirata,et al.  43ps/5.2ghz Bipolar Macrocell Array Lsis , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.