Implementation of concurrent checking circuits by independent sub-circuits

The present paper proposes a new method for detecting arbitrary faults in a functional circuit when the set of codewords is limited and known in advance. The method is based on implementation of the functional circuit by a plurality of separate independent sub-circuits. Each of such sub-circuits generates its own subset of output signals. Since the sub-circuits do not have common elements, any single fault may result in errors only in one of the subsets. The paper presents a solution of the problem of optimal partition of the set of output variables into independent subsets. A number of properties of partitions are proven. The proposed algorithms of the optimal partition are based on these properties. A scheme of the checker for the proposed self-checking approach is presented. Benchmarks' results indicate efficiency of the described technique.

[1]  Bernie Mulgrew,et al.  IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , 1998 .

[2]  M. Sievers.  Microprogrammed control and reliable design of small computers , 1982, Proceedings of the IEEE.

[3]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[4]  Vl. V. Saposhnikov,et al.  A New Design Method for Self-Checking Unidirectional Combinational Circuits , 1998, J. Electron. Test..

[5]  Richard M. Sedmak,et al.  Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration , 1980, IEEE Transactions on Computers.

[6]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[7]  Vl. V. Saposhnikov,et al.  Design of self-checking unidirectional combinational circuits with low area overhead , 1996 .

[8]  Bella Bose,et al.  Systematic Unidirectional Error-Detecting Codes , 1985, IEEE Transactions on Computers.

[9]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Mark G. Karpovsky,et al.  On-line Self-Checking of Microprogram Control Units , 2001 .

[11]  Frederick F. Sellers,et al.  Error detecting logic for digital computers , 1968 .

[12]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Samary Baranov.  CAD System for ASM and FSM Synthesis , 1998, FPL.