A 10-b 75-MSPS subranging A/D converter with integrated sample and hold
暂无分享,去创建一个
R. Petschacher | Bernhard Zojer | Berthold Astegher | Hermann Jessner | Alexander Lechner | B. Zojer | A. Lechner | R. Petschacher | B. Astegher | H. Jessner
[1] C. Lane. A 10-bit 60 Msps flash ADC , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.
[2] A. Matsuzawa,et al. A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/H , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[3] H. Fritzsche,et al. A 100ps 9K gate ECL masterslice , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] A. Lechner,et al. A Novel All - NPN Sample And Hold Circuit , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.
[5] A. Matsuzawa,et al. A fully parallel 10-bit A/D converter with video speed , 1982, IEEE Journal of Solid-State Circuits.
[6] Masao Hotta,et al. A 10-bit 20-MHz two-step parallel A/D converter with internal S/H , 1989 .
[7] M. F. Tompsett,et al. A 10-b 15-MHz CMOS recycling two-step A/D converter , 1990 .
[8] B. Zojer,et al. An 8-bit/120 MHz full-Nyquist analog-to-digital converter , 1986 .
[9] C. R. Ryan. Applications of a four-quadrant multiplier , 1970 .
[10] C. Mangelsdorf,et al. A wideband 10-bit, 20 Msps pipelined ADC using current-mode signals , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[11] Yasuhiro Sugimoto,et al. An experimental BiCMOS video 10 bit ADC , 1989 .