A Multi-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing

This paper introduces a new multimode scannable memory element which allows pseudorandom testing to be integrated with scan in sequential circuits without the need of any design changes. As in the case of scan, the new element is used in place of regular flip-flops in the design library. Interconnect overhead is comparable to scan with reset. Concurrent with normal operation, the design accumulates a signature of the state variables in the scan-register configured as a multiple input signature analyzer (MISA). Thus virtually complete state observability is achieved without the need of scanning-out the state for each test-input. The pseudorandom states of the MISA can also be utilized as state inputs in circular testing. In this way, most faults are covered in a pseudorandom, "test per clock" mode. Only a few random pattern resistant faults require scan, greatly reducing test application time. Pseudorandom delay testing of the true normally active circuit paths is also possible. Two-pattern tests are supported. Finally, we show that the new memory element can also be used for fault-tolerant design.

[1]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[2]  Jacob Savir,et al.  Scan latch design for delay test , 1997, Proceedings International Test Conference 1997.

[3]  Akihiro Yamamoto,et al.  Parity-scan design to reduce the cost of test application , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Arnaud Virazel,et al.  A BIST structure to test delay faults in a scan environment , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[6]  Andrzej Krasniewski,et al.  Circular self-test path: a low-cost BIST technique for VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  C.E. Stroud,et al.  Automated BIST for sequential logic synthesis , 1988, IEEE Design & Test of Computers.

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  Edward J. McCluskey,et al.  Synthesizing for scan dependence in built-in self-testable designs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Yervant Zorian,et al.  Integration of partial scan and built-in self-test , 1995, J. Electron. Test..

[11]  Michael Gössel,et al.  A parity-preserving multi-input signature analyzer and its application for concurrent checking and BIST , 1996, J. Electron. Test..

[12]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[13]  Slawomir Pilarski,et al.  Non-Robust versus Robust , 1995 .

[14]  Benoit Nadeau-Dostie,et al.  A Multifrequency Scan-Based BIST Method , 1994 .

[15]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[16]  Dong Sam Ha,et al.  On using signature registers as pseudorandom pattern generators in built-in self-testing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Slawomir Pilarski,et al.  Non-robust versus robust [test generation] , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[18]  Mohamed I. Elmasry,et al.  Testing and design for testability of BiCMOS logic circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.