Parallel Structure of All Digital Timing Synchronization and Realization of FPGA
暂无分享,去创建一个
[1] Floyd M. Gardner,et al. Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..
[2] Andrew A. Gray,et al. An All-Digital, High Data-Rate Parallel Receiver , 1997 .
[3] Berthold Lankl,et al. Parallel architecture of an all digital timing recovery scheme for high speed receivers , 2010, 2010 7th International Symposium on Communication Systems, Networks & Digital Signal Processing (CSNDSP 2010).
[4] Ali A. Nasir,et al. Timing and carrier synchronization in wireless communication systems: a survey and classification of research in the last 5 years , 2016, EURASIP J. Wirel. Commun. Netw..
[5] Floyd M. Gardner,et al. A BPSK/QPSK Timing-Error Detector for Sampled Receivers , 1986, IEEE Trans. Commun..
[6] Is Morrison,et al. Digital signal processing algorithms for a phase shift keyed modem , 1987 .
[7] Lars Erup,et al. Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..
[8] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..