Recent Advances and New Trends in Flip Chip Technology

[1]  D. Mizutani,et al.  Low warpage coreless substrate for large-size LSI packages , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[3]  T. Suga,et al.  Room-temperature Si-Si and Si-SiN wafer bonding , 2010, 2010 IEEE CPMT Symposium Japan.

[4]  J. Lau,et al.  Characterization and evaluation of the underfill encapsulants for flip chip assembly , 1994, Proceedings of 16th IEEE/CPMT International Electronic Manufacturing Technology Symposium.

[5]  Li Li,et al.  Stencil printing process development for low cost flip chip interconnect , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[6]  Yutaka Tsukada,et al.  Surface laminar circuit packaging , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[7]  M. Kao,et al.  Through-Silicon Hole Interposers for 3-D IC Integration , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[8]  Seng Guan Chow,et al.  Improvement of ELK Reliability in Flip Chip Packages using Bond-on-Lead (BOL) Interconnect Structure , 2010 .

[9]  Ron Huemoeller,et al.  Multi-die chip on wafer thermo-compression bonding using non-conductive film , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[10]  Hai Lan,et al.  Analysis and Measurement of Power Integrity and Jitter Impacts on Thin-Core and Coreless Packages , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[11]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[12]  Jin Young Kim,et al.  Evaluation and verification of enhanced electrical performance of advanced coreless flip-chip BGA package with warpage measurement data , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[14]  C. Hsiao,et al.  Cu pillar exposed-die molded FCCSP for mobile devices , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[15]  R. Nickerson,et al.  Application of coreless substrate to package on package architectures , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[16]  N. Pesika,et al.  Time, temperature, and mechanical fatigue dependence on underfill adhesion , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[17]  F. F. Cappo,et al.  Highly manufacturable multi-layered ceramic surface mounted package , 1991, [1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[18]  R. Pendse,et al.  Bond-on-lead: a novel flip chip interconnection technology for fine effective pitch and high I/O density , 2006, 56th Electronic Components and Technology Conference 2006.

[19]  J. Lau,et al.  Stencil Printing of Underfill for Flip Chips on Organic-Panel and Si-Wafer Substrates , 2015, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[20]  Tadatomo Suga,et al.  A novel moiré fringe assisted method for nanoprecision alignment in wafer bonding , 2009, Electronic Components and Technology Conference.

[21]  S. Movva,et al.  CuBOL (Cu-column on BOL) technology: A low cost flip chip solution scalable to high I/O density, fine bump pitch and advanced Si-nodes , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[22]  A. Kumar,et al.  Fabrication of High Aspect Ratio TSV and Assembly With Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology With High-Density Interconnects , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[23]  John H. Lau,et al.  Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration , 2014 .

[24]  Robert S. Schwartz,et al.  Solid Logic Technology: Versatile, high-performance microelectronics , 1964, IBM J. Res. Dev..

[25]  C. Wong,et al.  Characterization of a no-flow underfill encapsulant during the solder reflow process , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[26]  Evaluation of surface microroughness for surface activated bonding , 2010, 2010 IEEE CPMT Symposium Japan.

[27]  Molded underfill development for flipstack CSP , 2009, 2009 59th Electronic Components and Technology Conference.

[28]  K.-N. Chen,et al.  Reliability of a 300-mm-compatible 3DI technology based on hybrid Cu-adhesive wafer bonding , 2006, 2009 Symposium on VLSI Technology.

[29]  John H. Lau,et al.  Redistribution Layers (RDLs) for 2.5D/3D IC Integration , 2013 .

[30]  Kevin Gaffney,et al.  Transfer molding encapsulation of flip chip array packages , 2000 .

[31]  J. H. Lau,et al.  Effects of underfill delamination and chip size on the reliability of solder bumped Flip Chip on board , 1999 .

[32]  B. Wun,et al.  Characterisation and Evaluation of the Underfill Encapsulants for Flip Chip Assembly , 1995 .

[33]  J. Lau,et al.  Advanced MEMS Packaging , 2009 .

[34]  R. D. Gerke,et al.  Reliability Comparison of Two Metallurgies for Ceramic Ball Grid Array , 1994, Proceedings of the International Conference on Multichip Modules.

[35]  Anna W. Topol,et al.  Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits , 2006, 2006 International Electron Devices Meeting.

[36]  M. Joshi,et al.  Low cost flip chip (LCFC): An innovative approach for breakthrough reduction in flip chip package cost , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[37]  R. Chaware,et al.  Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[38]  S. Muthukumar,et al.  Coreless substrate technology investigation for ultra-thin CPU BGA packaging , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[39]  M. Koyanagi,et al.  Development of highly-reliable microbump bonding technology using self-assembly of NCF-covered KGDs and multi-layer 3D stacking challenges , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[40]  T. Suga,et al.  Au–Au Surface-Activated Bonding and Its Application to Optical Microsensors With 3-D Structure , 2009, IEEE Journal of Selected Topics in Quantum Electronics.

[41]  K. Oi,et al.  Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[42]  Tadatomo Suga,et al.  Moiré method for nanoprecision wafer-to-wafer alignment: Theory, simulation and application , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.

[43]  John H. Lau,et al.  Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP) , 2012, Microelectron. Reliab..

[44]  Wei Lin,et al.  Warpage Characterization and Improvements for IC Packages with Coreless Substrate , 2013 .

[45]  J. H. Lan,et al.  Characterization of underfill materials for functional solder bumped flip chips on board applications , 1999 .

[46]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[47]  D. Pinjala,et al.  Fabrication of Silicon Carriers With TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Packages , 2009, IEEE Transactions on Components and Packaging Technologies.

[48]  K. Honda,et al.  NCF for pre-applied process in higher density electronic package including 3D-package , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[49]  F. Fournel,et al.  Innovative wafer-level encapsulation & underfill material for silicon interposer application , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[50]  JiHeon Yu,et al.  Advanced coreless flip-chip BGA package with high dielectric constant thin film embedded decoupling capacitor , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[51]  Lixi Wan,et al.  Development of ultra-thin low warpage coreless substrate , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[52]  Shin-Puu Jeng,et al.  Reliability evaluation of a CoWoS-enabled 3D IC package , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[53]  C.S. Hsiao,et al.  Advantage and challenge of coreless flip-chip BGA , 2007, 2007 International Microsystems, Packaging, Assembly and Circuits Technology.

[54]  Y. Lai,et al.  Coreless substrate for high performance flip chip packaging , 2010, 2010 11th International Conference on Electronic Packaging Technology & High Density Packaging.

[55]  Andreas Ostmann,et al.  Low cost bumping by stencil printing: process qualification for 200 μm pitch , 1998 .

[56]  X. Gu,et al.  A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.

[57]  P. Elenius,et al.  Recent advances in flip chip wafer bumping using solder paste technology , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[58]  Yoshiyuki Arai,et al.  High productivity thermal compression bonding for 3D-IC , 2015, 2015 International 3D Systems Integration Conference (3DIC).

[59]  Amram Eitan,et al.  Thermo-Compression Bonding for fine-pitch copper-pillar flip-chip interconnect - tool features as enablers of unique technology , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[60]  C. Chang,et al.  Effects of underfill encapsulant on the mechanical and electrical performance of a functional flip chip device , 1997, Proceedings. The First IEEE International Symposium on Polymeric Electronics Packaging, PEP '97 (Cat. No.97TH8268).

[61]  J. H. Lau,et al.  Taguchi design of experiment for wafer bumping by stencil printing , 2000, ECTC 2000.

[62]  John H. Lau,et al.  Overview and outlook of through‐silicon via (TSV) and 3D integrations , 2011 .

[63]  Jaejin Lee,et al.  25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[64]  Advances in embedded traces for 1.5µm RDL on 2.5D glass interposers , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[65]  T. Nonaka,et al.  High throughput thermal compression NCF bonding , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[66]  Y. C. Kim,et al.  Molded underfill (MUF) technology for flip chip packages in mobile applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[67]  M. Lin,et al.  Balanced embedded trace substrate design for warpage control , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[68]  S. Wiegele,et al.  Reliability and process characterization of electroless Nickel-Gold/Solder flip chip interconnect technology , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[69]  John H. Lau,et al.  Microvias: For Low Cost, High Density Interconnects , 2001 .

[70]  K. Sakuma,et al.  Flip chip assembly method employing differential heating/cooling for large dies with coreless substrates , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[71]  T. Itoh,et al.  Bumpless interconnect of 6-μm pitch Cu electrodes at room temperature , 2008, 2008 58th Electronic Components and Technology Conference.

[73]  J. Lau,et al.  Nonlinear-Time-Dependent Analysis of Micro Via-In-Pad Substrates for Solder Bumped Flip Chip Applications , 2000, Packaging of Electronic and Photonic Devices.

[74]  P. A. Totta,et al.  SLT device metallurgy and its monolithic extension , 1969 .

[76]  J. H. Lau,et al.  Fracture Mechanics Analysis of Low Cost Solder Bumped Flip Chip Assemblies With Imperfect Underfills , 2000 .

[77]  K. Paik,et al.  Effects of thermo-compression bonding parameters on joint formation of micro-bumps in non-conductive film (NCF) , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[78]  John H. Lau,et al.  SMT COMPATIBLE NO-FLOW UNDERFILL FOR SOLDER BUMPED FLIP CHIP ON LOW-COST SUBSTRATES , 1998 .

[79]  N. Shimizu,et al.  Development of Organic Multi Chip Package for High Performance Application , 2013 .

[80]  T. Itoh,et al.  Bumpless interconnect through ultrafine Cu electrodes by means of surface-activated bonding (SAB) method , 2006, IEEE Transactions on Advanced Packaging.

[81]  M.T.W. de Langen.  Low Cost Flip Chip Technology , 1997 .

[82]  Mohan Nagar,et al.  Electrical performance assessment of advanced substrate technologies for high speed networking applications , 2009, 2009 59th Electronic Components and Technology Conference.

[83]  Dale Ibbotson,et al.  Enabling the 2.5D Integration , 2012 .

[84]  John H. Lau,et al.  Reliability of an 1657CCGA (Ceramic Column Grid Array) Package With 95.5SN3.9AG0.6CU Lead-Free Solder Paste on PCBS (Printed Circuit Boards) , 2005 .

[85]  J. Lau,et al.  Characteristics and Reliability of No-Flow Underfills for Solder Bumped Flip Chip Assemblies , 1999 .

[86]  Vempati Srinivasa Rao,et al.  Process Development and Reliability of Microbumps , 2010, IEEE Transactions on Components and Packaging Technologies.

[87]  S. Ramalingam,et al.  Development of Non-TSV Interposer (NTI) for High Electrical Performance Package , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[88]  J. H. Lau,et al.  Shock and Vibration of Solder Bumped Flip Chip on Organic Coated Copper Boards , 1996 .

[89]  Hiroyuki Fukai,et al.  New fine line fabrication technology on glass-cloth prepreg without insulating films for PKG substrate , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[90]  J. Lau,et al.  A high throughput and reliable thermal compression bonding process for advanced interconnections , 2015, Electronic Components and Technology Conference.

[91]  J. Lau,et al.  Experimental and Analytical Studies of Encapsulated Flip Chip Solder Bumps on Surface Laminar Circuit Boards , 1993 .

[92]  Tai Chong Chai,et al.  Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[93]  J. H. Lau,et al.  How to select underfill materials for solder bumped flip chips on low cost substrates , 1998 .

[94]  Xin Wu,et al.  Cost Effective and High Performance 28nm FPGA with New Disruptive Silicon-Less Interconnect Technology (SLIT) , 2014 .

[95]  K. Paik,et al.  Wafer level packages (WLPs) using B-stage non-conductive films (NCFs) for highly reliable 3D-TSV micro-bump interconnection , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[96]  Ken Lee,et al.  Form factor and cost driven advanced package substrates for mobile and IoT applications , 2016, 2016 China Semiconductor Technology International Conference (CSTIC).

[97]  J. Lau,et al.  Characteristics and reliability of fast-flow, snap-cure, and reworkable underfills for solder bumped flip chip on low-cost substrates , 2002 .

[98]  H. Yoshimura,et al.  High-performance flip-chip BGA technology based on thin-core and coreless package substrate , 2006, 56th Electronic Components and Technology Conference 2006.

[99]  Leilei Zhang,et al.  Low cost high performance bare die PoP with embedded trace coreless technology and “coreless cored” build up substrate manufacture process , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[100]  Kevin Chiang,et al.  Comparative Analysis of Electrical Performance on Coreless and Standard Flip-Chip Substrate , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[101]  J. H. Lau,et al.  Failure analysis of solder bumped flip chip on low-cost substrates , 2000 .

[102]  J. Lau,et al.  Stencil printing of underfill for flip chips on organic-panel and Si-wafer assemblies , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[103]  J. H. Lau,et al.  Effects of underfill material properties on the reliability of solder bumped flip chip on board with imperfect underfill encapsulants , 2000 .