Seamless sequence of software defined radio designs through hardware reconfigurability of FPGAs

Software Defined Radio (SDR) base stations can compensate for failures in disaster scenarios by assimilating different communication technologies. FPGAs play an important role in the platform of an SDR base station because of flexibility and DSP processing power that they deliver. The flexibility of FPGAs comes at the high cost of reconfiguration time overhead which can be a serious deterrence because of QoS requirements of real time traffic. In this paper we propose a solution to reduce reconfiguration time overhead at system-level where we are provided the configuration of each wireless system. Following that we step further and integrate our solution in to a floorplanner to generate placements for wireless systems which can systematically hide or reduce reconfiguration time overhead. Our experiments show the effectiveness of our approach.

[1]  Guy Gogniat,et al.  Software Radio and Dynamic Reconfiguration on a DSP/FPGA platform , 2004 .

[2]  Ashutosh Sabharwal,et al.  Design of WARP: A wireless open-access research platform , 2006, 2006 14th European Signal Processing Conference.

[3]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[4]  Nikil D. Dutt,et al.  Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[6]  Apostolos Dollas,et al.  Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead , 2007 .

[7]  Marco Platzner,et al.  Online scheduling for block-partitioned reconfigurable devices , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  J. C. Bean,et al.  An efficient transformation of the generalized traveling salesman problem , 1993 .

[9]  Igor L. Markov,et al.  Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[10]  E. Panainte,et al.  FPGA-area Allocation for Partial Run-Time Reconfiguration , 2005 .

[11]  Elaheh Bozorgzadeh,et al.  Multi-layer Floorplanning on a Sequence of Reconfigurable Designs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[12]  Majid Sarrafzadeh,et al.  Optimal reconfiguration sequence management , 2003, ASP-DAC '03.

[13]  Joseph R. Cavallaro,et al.  Viturbo: a reconfigurable architecture for Viterbi and turbo decoding , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[14]  H. Harada.  Software defined radio prototype for W-CDMA and IEEE802.11a wireless LAN , 2004, IEEE 60th Vehicular Technology Conference, 2004. VTC2004-Fall. 2004.

[15]  Volodymyr Kindratenko,et al.  Mitrion-C Application Development on SGI Altix 350/RC100 , 2007 .

[16]  Hyunseok Lee,et al.  SODA: A High-Performance DSP Architecture for Software-Defined Radio , 2007, IEEE Micro.

[17]  Apostolos Dollas,et al.  Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).

[18]  Pisana Placidi,et al.  A Multi-Standard Reconfigurable Viterbi Decoder using Embedded FPGA Blocks , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).