An 82-to-108GHz −181dB-FOMT ADPLL employing a DCO with split-transformer and dual-path switched-capacitor ladder and a clock-skew-sampling delta-sigma TDC

Existing ADPLLs in [1] are limited to 60GHz and are not capable of operating in the W-band. At 100GHz, DCOs become more sensitive to parasitics resulting in low frequency resolution. A high-resolution delta-sigma TDC is used to reduce quantization noise by noise-shaping in [2], but it suffers from large noise from its ring-oscillator. Moreover, the frequency tuning range of existing W-band VCOs is limited to only ∼11% because using switched capacitors and varactors with low Q (<3) is not useful. To achieve fine tuning without varactors for high Q (>8), a variable inductor, implemented with a transformer and a variable resistor, is used in [3,4]. However, the variable resistor significantly degrades the Q with a minimum value Qmin limited to Qmin≈2/k2≈2/TR, where k is the transformer coupling coefficient and TR is the tuning range. Employing a split transformer with variable resistors for wide tuning range, dual-path exponentially scaled switched-capacitor (SC) ladders for high frequency resolution, and a clock-skew-sampling delta-sigma TDC for low close-in phase noise, an 82-to-108GHz ADPLL is demonstrated in this work.

[1]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[2]  Howard C. Luong,et al.  Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators With C-2C Exponentially Scaling Switched-Capacitor Ladder , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Chung-Yu Wu,et al.  Wide Tunning Range 60 GHz VCO and 40 GHz DCO Using Single Variable Inductor , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Jeyanandh Paramesh,et al.  19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Junyan Ren,et al.  Transformer-based varactor-less 96GHz–110GHz VCO and 89GHz–101GHz QVCO in 65nm CMOS , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  Zhiqiang Huang,et al.  2.3 A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).