High-Performance 0.07- m CMOS with 9.5-ps Gate Delay and 150 GHz
暂无分享,去创建一个
Yuan Taur | Keith A. Jenkins | Clement Hsingjen Wann | Leathen Shi | Shalom J. Wind | Devendra K. Sadana | Kevin K. Chan | Fariborz Assaderaghi | R. Viswanathan | Steve Cohen | Harry Hovel | Young M. Lee
[1] T. Tamura,et al. High performance sub-tenth micron CMOS using advanced boron doping and WSi/sub 2/ dual gate process , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.
[2] T. Ohguro,et al. High performance 0.15 /spl mu/m single gate Co salicide CMOS , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.
[3] M. Yoshida,et al. A comparative study of advanced MOSFET structures , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.