An Analytical Drain Current Model for the Cylindrical Channel Gate-All-Around Heterojunction Tunnel FETs