A VLSI Design for Neuromorphic Computing

Dynamic Adaptive Neural Network Arrays (DANNAs) are neuromorphic systems that exhibit spiking behaviors and can be designed using evolutionary optimization. Array elements are rapidly reconfigurable and can function as either neurons, synapses or fan-out elements with programmable interconnections and parameters. Currently, DANNAs are implemented using Field Programmable Gate Arrays (FPGAs) and are constrained in capacity and performance by this technology. To alleviate these constraints and introduce new and improved features, a semi-custom Very Large Scale Integration (VLSI) design has been created. This VLSI design improves upon the FPGA implementations in three key areas: 50x improvement in element capacity, 10x improvement in clock speed, and a significant reduction in power consumption. Finally, the VLSI design allows for near real time monitoring of the individual elements in the array.

[1]  Yong Liu,et al.  Specifications of Nanoscale Devices and Circuits for Neuromorphic Computational Systems , 2013, IEEE Transactions on Electron Devices.

[2]  Catherine D. Schuman,et al.  Dynamic Adaptive Neural Network Array , 2014, UCNC.

[3]  Johannes Schemmel,et al.  Six Networks on a Universal Neuromorphic Computing Substrate , 2012, Front. Neurosci..

[4]  Johannes Schemmel,et al.  Wafer-scale integration of analog neural networks , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[5]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[6]  Catherine D. Schuman,et al.  Dynamic Artificial Neural Networks with Affective Systems , 2013, PloS one.

[7]  Jim D. Garside,et al.  Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.

[8]  Catherine D. Schuman.  Neuroscience-Inspired Dynamic Architectures , 2015 .

[9]  Christopher Paul Daffron.  DANNA A Neuromorphic Computing VLSI Chip , 2015 .

[10]  Johannes Schemmel,et al.  A VLSI Implementation of the Adaptive Exponential Integrate-and-Fire Neuron Model , 2010, NIPS.

[11]  Dharmendra S. Modha,et al.  A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[12]  Eduardo Ros,et al.  Real-time computing platform for spiking neurons (RT-spike) , 2006, IEEE Trans. Neural Networks.

[13]  Rodrigo Alvarez-Icaza,et al.  Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations , 2014, Proceedings of the IEEE.