Synopsys' open educational design kit: Capabilities, deployment and future

An open Educational Design Kit (EDK) which supports a 90nm design flow is described which includes all the necessary design rules, models, technology files, verification and extraction command decks, scripts, symbol libraries, and PCells. It also includes a Digital Standard Cell Library (DSCL) which supports all contemporary low power design techniques; an I/O Standard Cell Library (IOSCL); a set of memories (SOM) with different word and data depths; and a phase-locked loop (PLL). These components of the EDK augment any type of design for educational and research purposes. Though the EDK does not contain any foundry information, it allows real 90nm technology with high accuracy to be implemented in the designs.

[1]  Lan Chen,et al.  A New Microelectronics Curriculum Created by Synopsys, Inc. , 2009 .

[2]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[3]  Vazgen Melikyan,et al.  Full-custom design project for digital VLSI and IC design courses using synopsys generic 90nm CMOS library , 2009, 2009 IEEE International Conference on Microelectronic Systems Education.

[4]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).