Predicting Signal Probabilities Using Neural Networks to Improve Test Point Insertion

[1]  P. K. Lala,et al.  Algorithm to detect reconvergent fanouts in logic circuits , 1987 .

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[3]  Marcantonio Catelani,et al.  On the application of neural networks to fault diagnosis of electronic analog circuits , 1996 .

[4]  Jack Edward Stephenson,et al.  A testability measure for register-transfer level digital circuits , 1974 .

[5]  Nur A. Touba,et al.  Test Point Insertion with Control Points Driven by Existing Functional Flip-Flops , 2012, IEEE Transactions on Computers.

[6]  A. S. Grove,et al.  Simple Physical Model for the Space‐Charge Capacitance of Metal‐Oxide‐Semiconductor Structures , 1964 .

[7]  M. J. Howes,et al.  Reliability and degradation : semiconductor devices and circuits , 1981 .

[8]  M. Ray Mercer,et al.  Testability Measures : What Do They Tell Us ? , 1982, ITC.

[9]  Kurt Hornik,et al.  Approximation capabilities of multilayer feedforward networks , 1991, Neural Networks.

[10]  Farzan Aminian,et al.  Fault Diagnosis of Nonlinear Analog Circuits Using Neural Networks with Wavelet and Fourier Transforms as Preprocessors , 2001, J. Electron. Test..

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  VICTOR : A Fast VLSI Testability Analysis Program , 1982, ITC.

[12]  Benoit Nadeau-Dostie,et al.  Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Zebo Peng,et al.  Testability measure with reconvergent fanout analysis and its applications , 1991, Microprocessing and Microprogramming.

[14]  Kwang-Ting Cheng,et al.  A hybrid algorithm for test point selection for scan-based BIST , 1997, DAC.

[15]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.

[16]  Shiy Xu,et al.  A new way of detecting reconvergent fanout branch pairs in logic circuits , 2004, 13th Asian Test Symposium.

[17]  Alok Barua,et al.  A pseudo-random testing scheme for analog integrated circuits using artificial neural network model-based observers , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[18]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[19]  Kurosh Madani,et al.  Neural fault diagnosis techniques for nonlinear analog circuit , 1997, Defense, Security, and Sensing.

[20]  Spencer Millican,et al.  Test Point Insertion Using Artificial Neural Networks , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[21]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[22]  Jacob Savir,et al.  Good Controllability and Observability Do Not Guarantee Good Testability , 1983, IEEE Transactions on Computers.

[23]  Wen-Ben Jone,et al.  TAIR: testability analysis by implication reasoning , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  A. Wu,et al.  Fast diagnosis of integrated circuit faults using feedforward neural networks , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[25]  Vishwani D. Agrawal,et al.  Toward massively parallel automatic test generation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  George Cybenko,et al.  Approximation by superpositions of a sigmoidal function , 1989, Math. Control. Signals Syst..

[27]  Aurélien Géron,et al.  Hands-On Machine Learning with Scikit-Learn and TensorFlow: Concepts, Tools, and Techniques to Build Intelligent Systems , 2017 .

[28]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[29]  Spencer Millican,et al.  Applying Neural Networks to Delay Fault Testing: Test Point Insertion and Random Circuit Training , 2019, 2019 IEEE 28th Asian Test Symposium (ATS).

[30]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[31]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .