Serial and Parallel TAM Designs for System-on-Chip Interconnects Based on 2-Pattern Testability
暂无分享,去创建一个
[1] Sujit Dey,et al. Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[2] Kwang-Ting Cheng,et al. Embedded-software-based approach to testing crosstalk-induced faults at on-chip buses , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.
[3] Hideo Fujiwara,et al. Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores , 2002, J. Electron. Test..
[4] Yervant Zorian,et al. Testing Embedded-Core-Based System Chips , 1999, Computer.