Logic Synthesis for a Regular Layout

New algorithms for generating a regular two-dimensional layout representation for multi-output, incompletely specified Boolean functions, called, Pseudo-Symmetric Binary Decision Diagrams (PSBDDs), are presented. The regular structure of the function representation allows accurate prediction of post-layout areas and delays before the layout is physically generated. It simplifies power estimation on the gate level and allows for more accurate power optimization. The theoretical background of the new diagrams, which are based on ideas from contact networks, and the form of decision diagrams for symmetric functions is discussed. PSBDDs are especially well suited for deep sub-micron technologies where the delay of interconnections limits the device performance. Our experimental results are very good and show that symmetrization of reallife benchmark functions can be done efficiently.

[1]  S. L. Hurst,et al.  A Digital Synthesis Procedure Under Function Symmetries and Mapping Methods , 1978, IEEE Transactions on Computers.

[2]  Yang Xu,et al.  Optimized embedding of an incomplete binary tree in a two-dimensional array of programmable logic blocks , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  Malgorzata Chrzanowska-Jeske,et al.  A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays , 1994, 31st Design Automation Conference.

[5]  Fabio Somenzi,et al.  Symmetry detection and dynamic variable ordering of decision diagrams , 1994, ICCAD '94.

[6]  Malgorzata Marek-Sadowska,et al.  Generalized Reed-Muller Forms as a Tool to Detect Symmetries , 1996, IEEE Trans. Computers.

[7]  M. Chrzanowska-Jeske,et al.  A regular representation for mapping to fine-grain, locally-connected FPGAs , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[8]  Michael A. Harrison,et al.  Algebraic Properties of Symmetric and Partially Symmetric Boolean Functions , 1963, IEEE Trans. Electron. Comput..

[9]  김보관,et al.  Logic Synthesis and Optimization , 1991 .

[10]  Sheldon B. Akers.  A Rectangular Logic Array , 1972, IEEE Trans. Computers.

[11]  Richard Rudell.  Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.