论文信息 - Device mismatch limitations on the performance of an associative memory system

Device mismatch limitations on the performance of an associative memory system

The performance of an associative memory based computational engine that employs static binary memory cells and an analog Winner-Takes-All circuit depends on device matching in the various components of the system. This dependence has been analyzed, leading to design criteria for choosing optimum device sizes and chip architecture. The theoretical performance of a low power CMOS chip designed to operate in the subthreshold and transition region is compared with the actual experimental results.<<ETX>>

Andreas G. Andreou | Philippe O. Pouliquen | N. Kumar

[1] A. G. Andreou,et al. Fault Tolerance in Analog VLSI: Case Study of a Focal Plane Processor , 1990 .

[2] Teuvo Kohonen,et al. Self-organization and associative memory: 3rd edition , 1989 .

[3] Andreas G. Andreou. Current-mode techniques for analog VLSI: technology and defect tolerance issues , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[4] Andreas G. Andreou,et al. On fault probabilities and yield models for analog VLSI neural networks , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[5] J J Hopfield,et al. Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[6] Andreas G. Andreou,et al. Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[7] Kwabena Boahen,et al. Architectures for associative memories using current-mode analog MOS circuits , 1989 .

[8] Kwabena Boahen,et al. A heteroassociative memory using current-mode MOS analog VLSI circuits , 1989 .

[9] Kwabena Boahen,et al. Design of a bidirectional associative memory chip , 1993 .