The microarchitecture of the IBM eServer z900 processor

The recent IBM ESA/390 CMOS line of processors, from 1997 to 1999, consisted of the G4, G5, and G6 processors. The architecture they implemented lacked 64-bit addressability and had only a limited set of 64- bit arithmetic instructions. The processors also lacked data and instruction bandwidth, since they utilized a unified cache. The branch performance was good, but there were delays due to conflicts in searching and writing the branch target buffer. Also, the hardware data compression and decimal arithmetic performance, though good, was in demand by database and COBOL programmers. Most of the performance concerns regarding prior processors were due to area constraints. Recent technology advances have increased the circuit density by 50 percent over that of the G6 processor. This has allowed the design of several performance-critical areas to be revisited. The end result of these efforts is the IBM eServer z900 processor, which is the first high-end processor based on the new 64-bit z/Architecture™.

[1]  Charles F. Webb,et al.  Development and attributes of z/Architecture , 2002, IBM J. Res. Dev..

[2]  Yiu-Hing Chan,et al.  A 1.1 GHz first 64 b generation 2900 microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  Abraham Lempel,et al.  Compression of individual sequences via variable-rate coding , 1978, IEEE Trans. Inf. Theory.

[4]  Timothy J. Slegel,et al.  Custom S/390 G5 and G6 microprocessors , 1999, IBM J. Res. Dev..

[5]  Thomas Pflueger,et al.  S/390 Parallel Enterprise Server Generation 3: A balanced system and cache structure , 1997, IBM J. Res. Dev..

[6]  Gregory A. Northrop,et al.  IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology , 2002, IBM J. Res. Dev..

[7]  Abraham Lempel,et al.  A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.

[8]  F.Y. Busaba,et al.  The IBM z900 decimal arithmetic unit , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[9]  John S. Liptay,et al.  A high-frequency custom CMOS S/390 microprocessor , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[10]  Christopher A. Krygowski,et al.  The S/390 G5 floating-point unit , 1999, IBM J. Res. Dev..

[11]  J. Rawlins,et al.  760 MHz G6 S/390 microprocessor exploiting multiple Vt and copper interconnects , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  Timothy J. Slegel,et al.  IBM's S/390 G5 microprocessor design , 1999, IEEE Micro.