A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array
暂无分享,去创建一个
Yi Li | Jie Lin | Jiajie Zhang | Zhiyi Yu | Zheng Yu | Ming-e Jing | Xiaoyang Zeng | Jie Feng | Peng Ou | Xueqiu Yu | Maofei He | Shikai Zhu | Shile Cui | Heng Quan | Zhiyi Yu | Yi Li | Xiaoyang Zeng | Heng Quan | Ming-e Jing | Jie Lin | Peng Ou | Jiajie Zhang | Maofei He | Zheng Yu | X. Yu | Shile Cui | Jie Feng | Shikai Zhu
[1] Sanu Mathew,et al. A 4.1Tb/s bisection-bandwidth 560Gb/s/W streaming circuit-switched 8×8 mesh network-on-chip in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[2] Timothy Mattson,et al. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[3] Tatsuya Mori,et al. A Power, Performance Scalable Eight-Cores Media Processor for Mobile Multimedia Applications , 2009, IEEE Journal of Solid-State Circuits.
[4] Zhiyi Yu,et al. An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms , 2012, 2012 IEEE International Solid-State Circuits Conference.
[5] B. Reese,et al. Real-time H.24-AVC codec on Intel architectures , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..