Effect of Mismatched Loop Delay in Continuous-Time Complex Sigma-Delta Modulators
暂无分享,去创建一个
Ralf Wunderlich | Stefan Heinen | Tobias D. Werth | Song-Bok Kim | Stefan Joeres | Song-Bok Kim | T. D. Werth | S. Joeres | R. Wunderlich | S. Heinen
[1] Floyd M. Gardner,et al. A Transformation for Digital Simulation of Analog Filters , 1986, IEEE Trans. Commun..
[2] Michiel Steyaert,et al. Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .
[3] W. Snelgrove,et al. Excess loop delay in continuous-time delta-sigma modulators , 1999 .
[4] W. Snelgrove,et al. Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .
[5] F. Henkel,et al. A sixth-order continuous-time quadrature bandpass sigma-delta modulator for UMTS low-IF receivers and a study of the inherent excess loop delay effect , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..
[6] Hassan Aboushady,et al. Loop delay compensation in bandpass continuous-time /spl Sigma//spl Delta/ modulators without additional feedback coefficients , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[7] Pieter Rombouts,et al. Improved design method for continuous-time quadrature bandpass ΣΔ ADCs , 2005 .
[8] S. Heinen,et al. A compensation method of the excess loop delay in continuous-time complex sigma-delta modulators , 2007, 2007 18th European Conference on Circuit Theory and Design.