A novel nanometric fault tolerant reversible divider

Quantum and reversible logic circuits have more advantages than the common circuits, like low power consumption. These circuits are good choice to design future computers. One of the important issues in reversible logic is parity preservation. If parity of inputs and outputs are equal in reversible gate, this gate will be parity preserve. Reversible circuits made by these gates are parity preserve. In this paper we propose a new fault tolerant reversible divider. The proposed fault tolerant reversible divider is the first effort to design fault tolerant reversible division circuit. In this circuit, we use some fault tolerant reversible components like fault tolerant reversible parallel adder, fault tolerant reversible shift register and fault tolerant reversible n-bit register. Hence, we also propose a new fault tolerant reversible full adder, a new fault tolerant reversible n+1-bit parallel adder and a new basic cell for PIPO fault tolerant reversible left-shift register. These parity preserving reversible components are also proposed for the first time in the literature. All the scales are in the nanometric area.

[1]  R. Feynman.  Quantum mechanical computers , 1986 .

[2]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[3]  Keivan Navi,et al.  Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology , 2008 .

[4]  Keivan Navi,et al.  A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .

[5]  Md. Saiful Islam,et al.  Reversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder , 2009, ArXiv.

[6]  Lafifa Jamal,et al.  Novel reversible division hardware , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[7]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[8]  Keivan Navi,et al.  NOVEL REVERSIBLE FAULT TOLERANT ERROR CODING AND DETECTION CIRCUITS , 2011 .

[9]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[10]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[11]  Keivan Navi,et al.  A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems , 2008 .

[12]  Muhammad Mahbubur Rahman,et al.  Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.

[13]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[14]  M. Haghparast,et al.  Novel nanometric reversible saturating adder , 2011 .

[15]  Kai-Hsing Ma,et al.  An efficient inverter circuit design for driving the ultrasonic welding transducer , 2011 .

[16]  P. K. Lala,et al.  Online testable reversible logic circuit design using NAND blocks , 2004 .

[17]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[18]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[19]  Keivan Navi,et al.  Optimized Reversible Multiplier Circuit , 2009, J. Circuits Syst. Comput..

[20]  Anas N. Al-Rabadi,et al.  A General Decomposition for Reversible Logic , 2001 .

[21]  Majid Haghparast,et al.  A novel design of nanometric reversible cache memory , 2011 .

[22]  Yong Guan,et al.  Deterioration analysis of aluminum electrolytic capacitor for DC-DC converter , 2011 .

[23]  Muhammad Mahbubur Rahman,et al.  Synthesis of Fault Tolerant Reversible Logic Circuits , 2009, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis.

[24]  Sanjay Sharma,et al.  Substrate noise coupling in NMOS transistor for RF/analog circuits , 2011 .

[25]  Keivan Navi,et al.  Design of a Novel Fault Tolerant Reversible Full Adder for Nanotechnology Based Systems , 2008 .