Faster Localization of Logic Soft Failures Using a Combination of Scan Diagnosis at Reduced VDD and LADA

In recent years, understanding the root cause of soft failures has been of considerable interest because it is challenging yet prevalent in advanced technologies. With increasing demands for faster diagnostic to issue fix, it is important to explore new methodologies that enable fast fault localization which is typically the bottleneck. Currently, laser-assisted device alteration (LADA) is well-established to reveal circuit speed paths or device limiters that respond to laser stimulation. It is effective but suffers from long inspection time which is worse on large chips. In this paper, a first localization step based on an unconventional application of scan diagnosis is proposed prior to LADA execution. This gives rise to a more precise search area, hence, a significant reduction in the turnaround time for laser interrogation. A case study illustrates.

[1]  Jean-Max Dutertre,et al.  Building the electrical model of the pulsed photoelectric laser stimulation of a PMOS transistor in 90nm technology , 2013, Proceedings of the 20th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[2]  Angeline Phoa,et al.  Combinational logic analysis case studies using laser voltage probing , 2016, 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[3]  Sandeep Kumar Goel,et al.  Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits , 2013 .

[4]  C. Burmer,et al.  Soft Defects: Challenge and Chance for Failure Analysis , 2007, 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[5]  Wu-Tung Cheng,et al.  Yield Learning with Layout-aware Advanced Scan Diagnosis , 2006 .

[6]  Janusz Rajski,et al.  High-frequency, at-speed scan testing , 2003, IEEE Design & Test of Computers.

[7]  Chris Schuermyer,et al.  Identification of systematic yield limiters in complex ASICS through volume structural test fail data visualization and analysis , 2005, IEEE International Conference on Test, 2005..